




FIG. 1 (PRIOR ART)


Coprocessor	Compatible Processor	Coprocessor Characteristics
Intel 8087	Intel 8086/8088	5 Mhz, 70 cycles for add & 700 cycles for log
Intel 80287	Intel 80286	12.5 Mhz, 30 cycles for add & 264 cycles for log
Intel 387DX	Intel 386DX	33 Mhz, 12 cycles for add & 210 cycles for log
Intel i486	Intel i486 (same chip)	33 Mhz, 8 cycles for add & 171 cycles for log
Motorola MC68882	Motorola MC68020/68030	40 Mhz, 56 cycles for add & 574 cycles for log
Weitek 3167	Intel 386DX	33 Mhz, 6 cycles for add & 365 cycles for log by software emulation
Weitek 4167	Intel i486	33 Mhz, 2 cycles for add & not available for log


FIG. 2 (PRIOR ART)














FIG. 8 (PRIOR ART)




FIG. 9 (PRIOR ART)

Operation	Result	Remainder	Execution Time
32-bit/16-bit	32-bit	16-bit	6 tcy
16-bit/16-bit	16-bit	16-bit	4 tcy
16-bit x 16-bit	32-bit	1	4 tcy
32-bit normalize	1	ı	6 tcy
32-bit shift left/right		ı	6 tcy

Notes:

1) 1 tcy = 1 microsecond at 12 Mhz Oscillator frequency

2) The maximum shift speed is 6 shifts per machine cycle

FIG. 10 (PRIOR ART)

7	9	S	4	3	2	1	0
MDEF	MDEF MDOV SLR	SLR	SC.4	SC.3	SC.4 SC.3 SC.2 SC.1 SC.0	SC.1	SC.0
				413	10 at 10	3 10 T	4
MDEF = Error flag 1 = Indicates an impr	MDEF = Error flag 1 = Indicates an improperly performed	erly perforn by hardwar	ned	3LK 1 = S 0 = S	SLK = Smirt Right of Smirt Lett 1 = Shift Right 0 = Shift Left	nt or smilt	ren
when an op	when an operation is retriggered by a	riggered by	, e	CNT4	CNT4, CNT3, CNT2, CNT1, CNT0	NT1,CNT0	
write acces	write access before the previous operation has been completed.	orevious pleted.		Shift (Shift Counter When preset with 000000b, normalizing is	00b, normaliz	ing is
0 = Reset value.	alue.			Selecte Shift o	Selected. When set with values other than 000000b, Shift operation is selected.	ith values othe cted.	r than 00000b,

FIG. 11 (PRIOR ART)

MDEF = Overflow flag

Exclusively controlled by hardware. MDOV is set by following events:
-division by zero
- multiplication with result greater than 0FFFFh
0 = Reset value.




FIG. 12





FIG. 13



145

(REG_F,REG_E,REG_D,REG_C)
DIVISION =

(REG_B,REG_A)

QUOTIENT = (REG_F, REG_E, REG_D, REG_C)

REMAINDER = (REG_B,REG_A)

MULTIPLICATION = (REG_D,REG_C) X (REG_B,REG_A)
PRODUCT = (REG_D,REG_C,REG_B,REG_A)
REG_F, and REG_E are unused

145

SHIFT LEFT, SHIFT RIGHT & NORMALIZATION (REG_D,REG_C,REG_B,REG_A)
REG_F, and REG_E are unused

145

KEG_F, and REG_E are un

FIG. 14